Datasheet4U Logo Datasheet4U.com

74F175 - Quad D-Type Flip-Flop

Description

The 74F175 is a high-speed quad D-type flip-flop.

The device is useful for general flip-flop requirements where clock and clear inputs are common.

The information on the D inputs is stored during the LOW-to-HIGH clock transition.

Features

  • s Edge-triggered D-type inputs s Buffered positive edge-triggered clock s Asynchronous common reset s True and complement output Ordering Code: Order Number 74F175SC 74F175SJ 74F175PC Package Number M16A M16D N16E Package.

📥 Download Datasheet

Datasheet preview – 74F175

Datasheet Details

Part number 74F175
Manufacturer Fairchild Semiconductor
File Size 58.12 KB
Description Quad D-Type Flip-Flop
Datasheet download datasheet 74F175 Datasheet
Additional preview pages of the 74F175 datasheet.

📁 Similar Datasheet

  • 74F175 - Quad D-Type Flip-Flop (Texas Instruments)
  • 74F175 - Quad D Flip-Flop (National Semiconductor)
  • 74F175A - Quad D flip-flop (NXP)
  • 74F173 - Quad D-type flip-flop 3-State (NXP)
  • 74F174 - Hex D flip-flops (NXP)
  • 74F174 - Hex D Flip-Flop with Master Reset (National Semiconductor)
  • 74F1763 - Intelligent DRAM controller (NXP)
  • 74F1779 - 8-bit bidirectional binary counter (Philips)
  • 74F10 - Triple 3-input NAND gate (NXP)
  • 74F10 - Triple 3-Input NAND Gate (National Semiconductor)
Other Datasheets by Fairchild Semiconductor
  • 74F174 - Hex D-Type Flip-Flop with Master Reset
  • 74F10 - Triple 3-Input NAND Gate
  • 74F1056 - 8-Bit Schottky Barrier Diode Array
  • 74F1071 - 18-Bit Undershoot/Overshoot Clamp
  • 74F109 - Dual JK Positive Edge-Triggered Flip-Flop
  • 74F11 - Triple 3-Input AND Gate
  • 74F112 - Dual JK Negative Edge-Triggered Flip-Flop
  • 74F113 - Dual JK Negative Edge-Triggered Flip-Flop

Full PDF Text Transcription

Click to expand full text
74F175 Quad D-Type Flip-Flop April 1988 Revised July 1999 74F175 Quad D-Type Flip-Flop General Description The 74F175 is a high-speed quad D-type flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, LOW.
Published: |