74F174 Datasheet PDF (Hex D flip-flops)

74F174 - Hex D flip-flops

Description

The 74F174 has six edge-triggered D-type flip-flops with individual D inputs and Q outputs.

The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered.

Features

Six edge-triggered D-type flip-flops.
Buffered common Clock.
Buffered, asynchronous Master Reset.

Datasheet Details

Part number	74F174
Manufacturer	NXP
File Size	75.94 KB
Description	Hex D flip-flops
Datasheet	74F174 Datasheet
Additional preview pages of the 74F174 datasheet.

📁 Similar Datasheet

74F174 - Hex D-Type Flip-Flop with Master Reset (Fairchild Semiconductor)

74F174 - Hex D Flip-Flop with Master Reset (National Semiconductor)

74F175 - Quad D-Type Flip-Flop (Texas Instruments)

74F175 - Quad D-Type Flip-Flop (Fairchild Semiconductor)

74F175 - Quad D Flip-Flop (National Semiconductor)

74F1779 - 8-bit bidirectional binary counter (Philips)

74F10 - Triple 3-Input NAND Gate (Fairchild Semiconductor)

74F10 - Triple 3-Input NAND Gate (National Semiconductor)

74F10 - TRIPLE 3-INPUT POSITIVE-NAND GATE (Texas Instruments)

74F1056 - 8-Bit Schottky Barrier Diode Array (Fairchild Semiconductor)

Full PDF Text Transcription

Click to expand full text

INTEGRATED CIRCUITS 74F174 Hex D flip-flops Product specification IC15 Data Handbook 1988 Oct 07 Philips Semiconductors Philips Semiconductors Product specification Hex D flip-flop 74F174 FEATURES • Six edge-triggered D-type flip-flops • Buffered common Clock • Buffered, asynchronous Master Reset DESCRIPTION The 74F174 has six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously. The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition is transferred to the corresponding flip-flop’s Q output.

Published: Apr 3, 2005 |