Datasheet4U Logo Datasheet4U.com

74F109 - Positive J-K positive edge-triggered flip-flops

Description

The 74F109 is a dual positive edge-triggered JK-type flip-flop featuring individual J, K, clock, set, and reset inputs; also true and complementary outputs.

Set (SD) and reset (RD) are asynchronous active low inputs and operate independently of the clock (CP) input.

Features

  • manner without notice. This data sheet contains.

📥 Download Datasheet

Datasheet preview – 74F109

Datasheet Details

Part number 74F109
Manufacturer NXP
File Size 85.03 KB
Description Positive J-K positive edge-triggered flip-flops
Datasheet download datasheet 74F109 Datasheet
Additional preview pages of the 74F109 datasheet.

📁 Similar Datasheet

  • 74F109 - Dual JK Positive Edge-Triggered Flip-Flop (National Semiconductor)
  • 74F109 - Dual JK Positive Edge-Triggered Flip-Flop (Fairchild Semiconductor)
  • 74F109 - DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOP (Texas Instruments)
  • 74F10 - Triple 3-Input NAND Gate (Fairchild Semiconductor)
  • 74F10 - Triple 3-Input NAND Gate (National Semiconductor)
  • 74F10 - TRIPLE 3-INPUT POSITIVE-NAND GATE (Texas Instruments)
  • 74F1056 - 8-Bit Schottky Barrier Diode Array (Fairchild Semiconductor)
  • 74F1071 - 18-Bit Undershoot/Overshoot Clamp (Fairchild Semiconductor)
  • 74F11 - Triple 3-Input AND Gate (National Semiconductor)
  • 74F11 - Triple 3-Input AND Gate (Fairchild Semiconductor)
Other Datasheets by NXP
  • 74F10 - Triple 3-input NAND gate
  • 74F11 - Triple 3-input NAND gate
  • 74F112 - Dual J-K negative edge-triggered flip-flop
  • 74F113 - Dual J-K negative edge-triggered flip-flops
  • 74F1240 - Octal inverter buffer
  • 74F1241 - Octal inverter buffer
  • 74F1244 - Octal buffer
  • 74F1245 - Octal transceiver

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS 74F109 Positive J-K positive edge-triggered flip-flops Product specification IC15 Data Handbook 1990 Oct 23 Philips Semiconductors Philips Semiconductors Product specification Postive J-K positive edge-triggered flip-flops 74F109 FEATURE • Industrial temperature range available (–40°C to +85°C) DESCRIPTION The 74F109 is a dual positive edge-triggered JK-type flip-flop featuring individual J, K, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active low inputs and operate independently of the clock (CP) input. The J and K are edge-triggered inputs which control the state changes of the flip-flops as described in the function table.
Published: |