Datasheet4U Logo Datasheet4U.com

74F109 - Dual JK Positive Edge-Triggered Flip-Flop

Description

The F109 consists of two high-speed, completely independent transition clocked JK flip-flops.

The clocking operation is independent of rise and fall times of the clock waveform.

The JK design allows operation as a D-type flip-flop (refer to F74 data sheet) by connecting the J and K inputs.

📥 Download Datasheet

Datasheet preview – 74F109

Datasheet Details

Part number 74F109
Manufacturer Fairchild Semiconductor
File Size 79.72 KB
Description Dual JK Positive Edge-Triggered Flip-Flop
Datasheet download datasheet 74F109 Datasheet
Additional preview pages of the 74F109 datasheet.
Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
74F109 Dual JK Positive Edge-Triggered Flip-Flop April 1988 Revised November 1999 74F109 Dual JK Positive Edge-Triggered Flip-Flop General Description The F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-type flip-flop (refer to F74 data sheet) by connecting the J and K inputs.
Published: |