74F114 - Dual JK Negative Edge-Triggered Flip-Flop

Description

The 74F114 contains two high-speed JK flip-flops with common Clock and Clear inputs.

Synchronous state changes are initiated by the falling edge of the clock.

Triggering occurs at a voltage level of the clock and is not directly related to the transition time.

Fairchild Semiconductor

📥 Download Datasheet

Datasheet Details

Part number	74F114
Manufacturer	Fairchild Semiconductor
File Size	55.22 KB
Description	Dual JK Negative Edge-Triggered Flip-Flop
Datasheet	74F114 Datasheet
Additional preview pages of the 74F114 datasheet.

📁 Similar Datasheet

74F11 - Triple 3-Input AND Gate (National Semiconductor)
74F11 - Triple 3-input NAND gate (NXP)
74F11 - Triple 3-Input AND Gate (Texas Instruments)
74F112 - Dual J-K negative edge-triggered flip-flop (NXP)
74F112 - DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP (Texas Instruments)
74F113 - Dual J-K negative edge-triggered flip-flops (NXP)
74F10 - Triple 3-input NAND gate (NXP)
74F10 - Triple 3-Input NAND Gate (National Semiconductor)
74F10 - TRIPLE 3-INPUT POSITIVE-NAND GATE (Texas Instruments)
74F109 - Dual JK Positive Edge-Triggered Flip-Flop (National Semiconductor)

Other Datasheets by Fairchild Semiconductor

74F11 - Triple 3-Input AND Gate
74F112 - Dual JK Negative Edge-Triggered Flip-Flop
74F113 - Dual JK Negative Edge-Triggered Flip-Flop
74F10 - Triple 3-Input NAND Gate
74F1056 - 8-Bit Schottky Barrier Diode Array
74F1071 - 18-Bit Undershoot/Overshoot Clamp
74F109 - Dual JK Positive Edge-Triggered Flip-Flop
74F125 - Quad Buffer

Full PDF Text Transcription

Click to expand full text

74F114 Dual JK Negative Edge-Triggered Flip-Flop April 1988 Revised August 1999 74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears General Description The 74F114 contains two high-speed JK flip-flops with common Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on SD or CD prevents clocking and forces Q or Q HIGH, respectively.

Published: Apr 3, 2005 |