Datasheet4U Logo Datasheet4U.com

74F173 - Quad D-type flip-flop 3-State

Description

The 74F173 is a high speed 4 bit parallel load register with clock enable control, 3

state buffered outputs, and master reset (MR).

to hi

Features

  • Edge.
  • triggered D.
  • type register.
  • Gated clock enable for hold ”do nothing” mode.
  • 3.
  • state output buffers.
  • Gated output enable control.
  • Speed upgrade of N8T10 and current sink upgrade.
  • Controlled output edges to minimize ground bounces.
  • 48mA sinking capability.

📥 Download Datasheet

Datasheet preview – 74F173

Datasheet Details

Part number 74F173
Manufacturer NXP
File Size 88.51 KB
Description Quad D-type flip-flop 3-State
Datasheet download datasheet 74F173 Datasheet
Additional preview pages of the 74F173 datasheet.

📁 Similar Datasheet

  • 74F174 - Hex D-Type Flip-Flop with Master Reset (Fairchild Semiconductor)
  • 74F174 - Hex D Flip-Flop with Master Reset (National Semiconductor)
  • 74F175 - Quad D-Type Flip-Flop (Texas Instruments)
  • 74F175 - Quad D-Type Flip-Flop (Fairchild Semiconductor)
  • 74F175 - Quad D Flip-Flop (National Semiconductor)
  • 74F1779 - 8-bit bidirectional binary counter (Philips)
  • 74F10 - Triple 3-Input NAND Gate (Fairchild Semiconductor)
  • 74F10 - Triple 3-Input NAND Gate (National Semiconductor)
  • 74F10 - TRIPLE 3-INPUT POSITIVE-NAND GATE (Texas Instruments)
  • 74F1056 - 8-Bit Schottky Barrier Diode Array (Fairchild Semiconductor)
Other Datasheets by NXP
  • 74F174 - Hex D flip-flops
  • 74F175A - Quad D flip-flop
  • 74F1763 - Intelligent DRAM controller
  • 74F10 - Triple 3-input NAND gate
  • 74F109 - Positive J-K positive edge-triggered flip-flops
  • 74F11 - Triple 3-input NAND gate
  • 74F112 - Dual J-K negative edge-triggered flip-flop
  • 74F113 - Dual J-K negative edge-triggered flip-flops

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS 74F173 Quad D-type flip-flop (3-State) Product specification IC15 Data Handbook 1990 Aug 31 Philips Semiconductors Philips Semiconductors Product specification Quad D-type flip–flop (3-State) 74F173 FEATURES • Edge–triggered D–type register • Gated clock enable for hold ”do nothing” mode • 3–state output buffers • Gated output enable control • Speed upgrade of N8T10 and current sink upgrade • Controlled output edges to minimize ground bounces • 48mA sinking capability DESCRIPTION The 74F173 is a high speed 4–bit parallel load register with clock enable control, 3–state buffered outputs, and master reset (MR).
Published: |