Datasheet4U Logo Datasheet4U.com

74F1763 - Intelligent DRAM controller

Description

The Philips Semiconductors Intelligent Dynamic RAM Controller is a 1 MBit, single-port version of the 74F1764 Dual Port Dynamic RAM Controller.

It contains automatic signal timing, address multiplexing and refresh control required for interfacing with dynamic RAMs.

Features

  • DRAM signal timing generator.
  • Automatic refresh circuitry.
  • Selectable row address hold and RAS precharge times.
  • Facilitates page mode accesses.
  • Controls 1 MBit DRAMs.
  • Intelligent burst-mode refresh after page-mode access cycles.

📥 Download Datasheet

Datasheet preview – 74F1763

Datasheet Details

Part number 74F1763
Manufacturer NXP
File Size 117.46 KB
Description Intelligent DRAM controller
Datasheet download datasheet 74F1763 Datasheet
Additional preview pages of the 74F1763 datasheet.

📁 Similar Datasheet

  • 74F174 - Hex D-Type Flip-Flop with Master Reset (Fairchild Semiconductor)
  • 74F174 - Hex D Flip-Flop with Master Reset (National Semiconductor)
  • 74F175 - Quad D-Type Flip-Flop (Texas Instruments)
  • 74F175 - Quad D-Type Flip-Flop (Fairchild Semiconductor)
  • 74F175 - Quad D Flip-Flop (National Semiconductor)
  • 74F1779 - 8-bit bidirectional binary counter (Philips)
  • 74F10 - Triple 3-Input NAND Gate (Fairchild Semiconductor)
  • 74F10 - Triple 3-Input NAND Gate (National Semiconductor)
  • 74F10 - TRIPLE 3-INPUT POSITIVE-NAND GATE (Texas Instruments)
  • 74F1056 - 8-Bit Schottky Barrier Diode Array (Fairchild Semiconductor)
Other Datasheets by NXP
  • 74F173 - Quad D-type flip-flop 3-State
  • 74F174 - Hex D flip-flops
  • 74F175A - Quad D flip-flop
  • 74F10 - Triple 3-input NAND gate
  • 74F109 - Positive J-K positive edge-triggered flip-flops
  • 74F11 - Triple 3-input NAND gate
  • 74F112 - Dual J-K negative edge-triggered flip-flop
  • 74F113 - Dual J-K negative edge-triggered flip-flops

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS 74F1763 Intelligent DRAM controller (IDC) Product specification Supersedes data of 1989 Nov 17 IC15 Data Handbook 1999 Jan 08 Philips Semiconductors Philips Semiconductors Product specification Intelligent DRAM controller (IDC) 74F1763 FEATURES • DRAM signal timing generator • Automatic refresh circuitry • Selectable row address hold and RAS precharge times • Facilitates page mode accesses • Controls 1 MBit DRAMs • Intelligent burst-mode refresh after page-mode access cycles PRODUCT DESCRIPTION The Philips Semiconductors Intelligent Dynamic RAM Controller is a 1 MBit, single-port version of the 74F1764 Dual Port Dynamic RAM Controller. It contains automatic signal timing, address multiplexing and refresh control required for interfacing with dynamic RAMs.
Published: |