Datasheet4U Logo Datasheet4U.com

74F174 - Hex D Flip-Flop with Master Reset

Description

The ’F174 is a high-speed hex D flip-flop The device is used primarily as a 6-bit edge-triggered storage register The information on the D inputs is transferred to storage during the LOW-to-HIGH clock transition The device has a Master Reset to simultaneously clear all flip-flops

Features

  • Y Y Y Y Edge-triggered D-type inputs Buffered positive edge-triggered clock Asynchronous common reset Guaranteed 4000V minimum ESD protection Commercial 74F174PC Military Package Number N16E Package.

📥 Download Datasheet

Datasheet preview – 74F174

Datasheet Details

Part number 74F174
Manufacturer National Semiconductor
File Size 166.34 KB
Description Hex D Flip-Flop with Master Reset
Datasheet download datasheet 74F174 Datasheet
Additional preview pages of the 74F174 datasheet.

📁 Similar Datasheet

  • 74F174 - Hex D flip-flops (NXP)
  • 74F174 - Hex D-Type Flip-Flop with Master Reset (Fairchild Semiconductor)
  • 74F173 - Quad D-type flip-flop 3-State (NXP)
  • 74F175 - Quad D-Type Flip-Flop (Texas Instruments)
  • 74F175 - Quad D-Type Flip-Flop (Fairchild Semiconductor)
  • 74F175A - Quad D flip-flop (NXP)
  • 74F1763 - Intelligent DRAM controller (NXP)
  • 74F1779 - 8-bit bidirectional binary counter (Philips)
  • 74F10 - Triple 3-input NAND gate (NXP)
  • 74F10 - Triple 3-Input NAND Gate (Fairchild Semiconductor)
Other Datasheets by National Semiconductor
  • 74F175 - Quad D Flip-Flop
  • 74F10 - Triple 3-Input NAND Gate
  • 74F109 - Dual JK Positive Edge-Triggered Flip-Flop
  • 74F11 - Triple 3-Input AND Gate
  • 74F132 - Quad 2-Input NAND Schmitt Trigger
  • 74F138 - 1-of-8 Decoder/Demultiplexer
  • 74F139 - Dual 1-of-4 Decoder/Demultiplexer
  • 74F14 - Hex Inverter Schmitt Trigger

Full PDF Text Transcription

Click to expand full text
54F 74F174 Hex D Flip-Flop with Master Reset November 1994 54F 74F174 Hex D Flip-Flop with Master Reset General Description The ’F174 is a high-speed hex D flip-flop The device is used primarily as a 6-bit edge-triggered storage register The information on the D inputs is transferred to storage during the LOW-to-HIGH clock transition The device has a Master Reset to simultaneously clear all flip-flops Features Y Y Y Y Edge-triggered D-type inputs Buffered positive edge-triggered clock Asynchronous common reset Guaranteed 4000V minimum ESD protection Commercial 74F174PC Military Package Number N16E Package Description 16-Lead (0 300 Wide) Molded Dual-In-Line 16-Lead Ceramic Dual-In-Line 16-Lead (0 150 Wide) Molded Small Outline JEDEC 16-Lead (0 300 Wide) Molded Small Outline EIAJ 16
Published: |