ZL30163 translator equivalent, network synchronization clock translator.
* Fully compliant SEC (G.813) and EEC (G.8262) flexible rate conversion digital phase locked loop (DPLL)
* Two programmable DPLLs/Numerically Controlled Oscillato.
* SyncE/SONET/SDH Timing Cards
* Synchronous Ethernet, 10 GBASE-R and
10 GBASE-W
* SONET/SDH, Fibre Channel,.
2
Microsemi Corporation
ZL30163
Short Form Data Sheet
2.0 Pin Description
All device inputs and outputs are LVCMOS unless it is specifically stated to be differential. For the I/O column, there are digital inputs (I), digital outputs (O), analog .
Image gallery
TAGS
Download (Size : 872.60KB)