ZL30169 - Clock Translator

Product Overview

Microsemi

Datasheet Details

Part number	ZL30169
Manufacturer	Microsemi
File Size	2.21 MB
Description	Clock Translator
Datasheet	ZL30169 Datasheet
Additional preview pages of the ZL30169 datasheet.

Product details

Description

8 5. FUNCTIONAL DESCRIPTION 10 5.1 DEVICE IDENTIFICATION 10 5.2 TOP-LEVEL CONFIGURATION 10 5.2.1 APLL-Only Mode 10 5.2.2 DPLL+APLL Mode 11 5.2.3 Evaluation Software for Device Configuration 12 5.3 PIN-CONTROLLED AUTOMATIC CONFIGURATION AT RESET 12 5.4 LOCAL OSCILLATOR OR CRYSTAL

Features

Input Clocks.
Three inputs, two differential/CMOS, one CMOS.
Any input frequency from 1kHz to 1250MHz (1kHz to 300MHz for CMOS).
Inputs continually monitored for activity and frequency accuracy.
Automatic or manual reference switching.
Low-Bandwidth DPLL.
Programmable bandwidth, 14Hz to 500Hz.
Attenuates jitter up to several UI.
Freerun or holdover on loss of all inputs.
Hitless reference switching.

📁 Similar Datasheet

ZL30100 - T1/E1 System Synchronizer (Zarlink Semiconductor Inc)
ZL30101 - T1/E1 Stratum 3 System Synchronizer (Zarlink Semiconductor Inc)
ZL30102 - T1/E1 Stratum 4/4E Redundant System Clock Synchronizer (Zarlink Semiconductor)
ZL30105 - T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer (Zarlink Semiconductor)
ZL30106 - SONET/SDH/PDH Network Interface DPLL (Zarlink)
ZL30107 - GbE Line Card Synchronizer (Zarlink Semiconductor)
ZL30108 - SONET/SDH Network Interface DPLL (Zarlink Semiconductor)
ZL30109 - DS1/E1 System Synchronizer (Zarlink Semiconductor)

Other Datasheets by Microsemi

ZL30160 - Four Channel Universal Clock Translator
ZL30161 - Network Synchronization Clock Translator
ZL30163 - Network Synchronization Clock Translator
ZL30165 - Quad Clock Translator
ZL30166 - Triple Channel Network Synchronization Clock Translator
ZL30167 - Dual Clock Translator

Published: Jan 21, 2024 |