logo

ZL30161 Datasheet Microsemi

Download Datasheet
Microsemi · ZL30161 File Size : 871.32KB · 1 hits

Features and Benefits


• Fully compliant SEC (G.813) and EEC (G.8262) flexible rate conversion digital phase locked loop (DPLL)
• Programmable DPLL/Numerically Controlled Oscillators (NCO)
• Synchronizes to any clock rate from 1 Hz to 750 MHz
• Three programmable synthesizers generate any clock rate from 1 Hz to 750 MHz w.

ZL30161 ZL30161 ZL30161
TAGS
Network
Synchronization
Clock
Translator
ZL30160
ZL30161
ZL30163
Stock and Price
Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy