Datasheet4U Logo Datasheet4U.com

ZL30165 - Quad Clock Translator

General Description

17 Precise Frequency Monitor (PFM) 18 Guard Soak Timer (GST) 31 Figure 14 "Typical Power-Up Reset and Configuration Circuit" 32 5.1, “ZL30165 Configuration programming“ 85 Register Name: phasemem_limit_ref0 118 Register Name: dpll0_df_offset 162 13.0, “Package Markings“ Change Included

Key Features

  • Four independent clock channels.
  • Four programmable digital PLLs/Numerically Controlled Oscillators (NCOs).
  • Programmable synthesizers generate any clockrate from 1 kHz to 750 MHz.
  • Four precision synthesizers generate clocks with low jitter of 0.63 ps RMS for 10 G PHYs.
  • Programmable digital PLLs synchronize to any clock rate from 1 kHz to 750 MHz.
  • Flexible two-stage architecture translates between arbitrary data rates, line coding rates and FE.

📥 Download Datasheet

Full PDF Text Transcription for ZL30165 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for ZL30165. For precise diagrams, tables, and layout, please refer to the original PDF.

ZL30165 Quad Clock Translator Data Sheet Features • Four independent clock channels • Four programmable digital PLLs/Numerically Controlled Oscillators (NCOs) • Programma...

View more extracted text
ble digital PLLs/Numerically Controlled Oscillators (NCOs) • Programmable synthesizers generate any clockrate from 1 kHz to 750 MHz • Four precision synthesizers generate clocks with low jitter of 0.63 ps RMS for 10 G PHYs • Programmable digital PLLs synchronize to any clock rate from 1 kHz to 750 MHz • Flexible two-stage architecture translates between arbitrary data rates, line coding rates and FEC rates • Digital PLLs filter jitter at 5.