Datasheet4U Logo Datasheet4U.com

ZL30168 - Enhanced Quad Clock Translator

📥 Download Datasheet

Preview of ZL30168 PDF
datasheet Preview Page 2 datasheet Preview Page 3

ZL30168 Product details

Description

Precise Frequency Monitor (PFM) Guard Soak Timer (GST) Figure 14 "Typical Power-Up Reset and Configuration Circuit" 5.1, “ZL30168 Configuration programming“ Register Name: phasemem_limit_ref0 127 Register Name: dpll0_df_offset 187 13.0, “Package Markings“ Change Updated GPIO[5:6] power-up settings Clarified the PFM measurement interval Corrected the GST description Updated GPIO[5:6] power-up settings Added section 5.1 Corrected the 1ms phase memory limit example in the register description Co.

Features

📁 Related Datasheet

  • ZL30100 - T1/E1 System Synchronizer (Zarlink Semiconductor Inc)
  • ZL30101 - T1/E1 Stratum 3 System Synchronizer (Zarlink Semiconductor Inc)
  • ZL30102 - T1/E1 Stratum 4/4E Redundant System Clock Synchronizer (Zarlink Semiconductor)
  • ZL30105 - T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer (Zarlink Semiconductor)
  • ZL30106 - SONET/SDH/PDH Network Interface DPLL (Zarlink)
  • ZL30107 - GbE Line Card Synchronizer (Zarlink Semiconductor)
  • ZL30108 - SONET/SDH Network Interface DPLL (Zarlink Semiconductor)
  • ZL30109 - DS1/E1 System Synchronizer (Zarlink Semiconductor)

📌 All Tags

Microsemi ZL30168-like datasheet

ZL30168 Stock/Price