Datasheet4U Logo Datasheet4U.com

ZL30168 - Enhanced Quad Clock Translator

Description

Precise Frequency Monitor (PFM) Guard Soak Timer (GST) Figure 14 "Typical Power-Up Reset and Configuration Circuit" 5.1, “ZL30168 Configuration programming“ Register Name: phasemem_limit_ref0 127 Register Name: dpll0_df_offset 187 13.0, “Package Markings“ Change Updated GPIO[5:6] power-up setting

Features

  • Four independent clock channels.
  • Programmable synthesizers generate any clockrate from 1 Hz to 750 MHz.
  • Four precision synthesizers generate clocks with maximum jitter below 0.63 ps RMS.
  • Four programmable digital PLLs/Numerically Controlled Oscillators (NCOs)/OTN clock generators based on buffer-fill levels.
  • Programmable digital PLLs synchronize to any clock rate from 1 kHz to 750 MHz.
  • Flexible two-stage architecture translates between arbit.

📥 Download Datasheet

Datasheet preview – ZL30168

Datasheet Details

Part number ZL30168
Manufacturer Microsemi
File Size 725.32 KB
Description Enhanced Quad Clock Translator
Datasheet download datasheet ZL30168 Datasheet
Additional preview pages of the ZL30168 datasheet.
Other Datasheets by Microsemi

Full PDF Text Transcription

Click to expand full text
Features • Four independent clock channels • Programmable synthesizers generate any clockrate from 1 Hz to 750 MHz • Four precision synthesizers generate clocks with maximum jitter below 0.
Published: |