Datasheet4U Logo Datasheet4U.com

ZL30166 Datasheet Triple Channel Network Synchronization Clock Translator

Manufacturer: Microsemi (now Microchip Technology)

General Description

29 Figure 14 "Typical Power-Up Reset and Configuration Circuit" 30 5.1, “ZL30166 Configuration programming“ 204 13.0, “Package Markings“ Change Included availability of customer defined default configurations Updated GPIO[5:6] power-up settings Updated GPIO[5:6] power-up settings Added section 5.

Key Features

  • Three programmable digital PLLs/Numerically Controlled Oscillators (NCOs).
  • Synchronize to any clock rate from 1 KHz to 750 MHz.
  • Four programmable synthesizers generate any clock rate from 1 Hz to 750 MHz with low jitter for 10G PHYs.
  • Flexible two-stage architecture translates between arbitrary data rates, line coding rates and FEC rates.
  • Digital PLLs filter jitter from 5.2 Hz up to 1 kHz.
  • Automatic hitless reference switching and digital hol.