Datasheet4U Logo Datasheet4U.com

AS4C256M16D3LB-12BAN 4Gb DRAM

📥 Download Datasheet  Datasheet Preview Page 1

Description

AS4C256M16D3LB-12BAN Revision History 4Gb AS4C256M16D3LB - 12BAN 96 ball FBGA PACKAGE Revision Details Rev 1.0 Preliminary datasheet Date Mar.2018 .
Pin CK, CK CKE CS ODT RAS, CAS, WE DM (DMU), (DML) Type Input Input Input Input Input Input Function Clock : CK and CK are differential clock input.

📥 Download Datasheet

Preview of AS4C256M16D3LB-12BAN PDF
datasheet Preview Page 2 datasheet Preview Page 3

Features

* - Double-data-rate architecture; two data transfers per clock cycle - The high-speed data transfer is realized by the 8 bits prefetch pipelined architecture - Bi-directional differential data strobe (DQS and DQS) is transmitted/received with data for capturing data at the receiver - DQS is edge-alig

AS4C256M16D3LB-12BAN Distributors

📁 Related Datasheet

📌 All Tags

Alliance Semiconductor AS4C256M16D3LB-12BAN-like datasheet