Datasheet4U Logo Datasheet4U.com

CDCVF2505 - 3.3-V Clock Phase-Lock Loop Clock Driver

Datasheet Summary

Description

The CDCVF2505 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver.

This device uses a PLL to precisely align the output clocks (1Y[0-3] and CLKOUT) to the input clock signal (CLKIN) in both frequency and phase.

Features

  • 1 Phase-Lock Loop Clock Driver for Synchronous DRAM and General-Purpose.

📥 Download Datasheet

Datasheet preview – CDCVF2505

Datasheet Details

Part number CDCVF2505
Manufacturer Texas Instruments
File Size 890.25 KB
Description 3.3-V Clock Phase-Lock Loop Clock Driver
Datasheet download datasheet CDCVF2505 Datasheet
Additional preview pages of the CDCVF2505 datasheet.
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community CDCVF2505 SCAS640G – JULY 2000 – REVISED AUGUST 2016 CDCVF2505 3.3-V Clock Phase-Lock Loop Clock Driver 1 Features •1 Phase-Lock Loop Clock Driver for Synchronous DRAM and General-Purpose Applications • Spread Spectrum Clock Compatible • Operating Frequency: 24 MHz to 200 MHz • Low Jitter (Cycle-to-Cycle): < |150 ps| (Over 66 MHz to 200 MHz Range) • Distributes One Clock Input to One Bank of Five Outputs (CLKOUT Used to Tune the Input-Output Delay) • Three-States Outputs When There Is No Input Clock • Operates From Single 3.
Published: |