CDCVF2505-Q1 - 3.3-V CLOCK PHASE-LOCKED LOOP CLOCK DRIVER

Datasheet Summary

Description

The CDCVF2505 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver.

3] and CLKOUT) to the input clock signal (CLKIN).

The CDCVF2505 operates at 3.3 V.

Features

1.
Qualified for Automotive.

Texas Instruments

📥 Download Datasheet

Datasheet Details

Part number	CDCVF2505-Q1
Manufacturer	Texas Instruments
File Size	937.97 KB
Description	3.3-V CLOCK PHASE-LOCKED LOOP CLOCK DRIVER
Datasheet	CDCVF2505-Q1 Datasheet
Additional preview pages of the CDCVF2505-Q1 datasheet.

📁 Similar Datasheet

CDC-Z137 - FM / AM CD Player (Aiwa)
CDC1607F-E - Automotive Controller Specification (Micronas)
CDC1631F-E - Automotive Controller (Micronas)
CDC3207G-C - Automotive Controller (Micronas)
CDC3207G-C3 - Automotive Controller (Micronas)
CDC3257G-C2 - Automotive Controller (Micronas)
CDC4D20 - (CDC4D20 / CDC5D23B) POWER INDUCTORS (Sumida Corporation)
CDC5D23B - (CDC4D20 / CDC5D23B) POWER INDUCTORS (Sumida Corporation)
CDC7630 - Zero Bias Silicon Schottky Barrier Detector Diodes (Skyworks)
CDC7631 - Zero Bias Silicon Schottky Barrier Detector Diodes (Skyworks)

Other Datasheets by Texas Instruments

CDCVF2505 - 3.3-V Clock Phase-Lock Loop Clock Driver
CDCVF25081 - 3.3-V Phased-Lock Loop Clock Driver
CDCVF25084 - 3.3-V 1:8 ZERO DELAY x4 CLOCK MULTIPLIER
CDCVF2509 - 3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF2509A - 3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF2510 - 3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF2510A - 3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF2310 - 2.5-V to 3.3-V High-Performance Clock Buffer

Full PDF Text Transcription

Click to expand full text

CDCVF2505-Q1 www.ti.com........................................................................................................................................................................................... SCAS867 – DECEMBER 2008 3.3-V CLOCK PHASE-LOCKED LOOP CLOCK DRIVER FEATURES 1 • Qualified for Automotive Applications • Phase-Locked Loop Clock Driver for Synchronous DRAM and General-Purpose Applications • Spread-Spectrum Clock Compatible • Operating Frequency: 24 MHz to 200 MHz • Low Jitter (Cycle-to-Cycle): <150 ps Over the Range 66 MHz to 200 MHz • Distributes One Clock Input to One Bank of Five Outputs (CLKOUT Is Used to Tune the Input-Output Delay) • Three-States Outputs When There Is No Input Clock • Operates From Single 3.

Published: Jul 6, 2023 |