Si53212 Datasheet PDF (Low Power Gen 1 to Gen 6 Clock Buffer)

Si53212 - Low Power Gen 1 to Gen 6 Clock Buffer

Description

The Si53212, Si53208, and Si53204 are the industry’s highest performance, low additive jitter, low power PCIe clock fanout buffer family that can source 4, 8, or 12 clock outputs.

Features

4, 8, and 12 Output 100 MHz PCIe Gen1 through Gen 6, compliant clock fanout buffer.
Low additive jitter: 0.02 ps rms max, Gen 6.
Low-power, push-pull, HCSL compatible  differential outputs.
10 MHz to 200 MHz clock input.
Individual hardware control pins and I2C controls for Output Enable.
Spread spectrum tolerant to pass through a spread input clock for EMI reduction.
Supports Intel QPI/UPI standards.
Single 1.5 to 1.8 V p.

Datasheet Details

Part number	Si53212
Manufacturer	Skyworks
File Size	1.17 MB
Description	Low Power Gen 1 to Gen 6 Clock Buffer
Datasheet	Si53212 Datasheet
Additional preview pages of the Si53212 datasheet.

📁 Similar Datasheet

Si53212 - Low Power Gen 1/2/3/4/5 Clock Buffer (Silicon Laboratories)

Si5321 - SONET/SDH PRECISION CLOCK MULTIPLIER IC (Silicon Laboratories)

SI532 - DUAL FREQUENCY CRYSTAL OSCILLATOR (Silicon Laboratories)

SI5320 - SONET/SDH PRECISION CLOCK MULTIPLIER IC (Silicon Laboratories)

Si53204 - Low Power Gen 1/2/3/4/5 Clock Buffer (Silicon Laboratories)

Si53208 - Low Power Gen 1/2/3/4/5 Clock Buffer (Silicon Laboratories)

Si5322 - PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER (Silicon Labs)

Si5323 - PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR (Silicon Laboratories)

Si5324 - ANY-FREQUENCY PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR (Silicon Laboratories)

Si5325 - uP-PROGRAMMABLE PRECISION CLOCK MULTIPLIER (Silicon Laboratories)

Full PDF Text Transcription

Click to expand full text

DATA SHEET Si53212, Si53208, and Si53204: 12/8/4-Output PCI-Express Low Jitter, Low Power Gen 1 to Gen 6 Clock Buffer Applications • Data centers • Servers • Storage • PCIe add-on cards • Communications • Industrial Key Features • 4, 8, and 12 Output 100 MHz PCIe Gen1 through Gen 6, compliant clock fanout buffer • Low additive jitter: 0.02 ps rms max, Gen 6 • Low-power, push-pull, HCSL compatible  differential outputs • 10 MHz to 200 MHz clock input • Individual hardware control pins and I2C controls for Output Enable • Spread spectrum tolerant to pass through a spread input clock for EMI reduction • Supports Intel QPI/UPI standards • Single 1.5 to 1.

Published: Nov 12, 2023 |