K4D26323RA - 1M x 32Bit x 4 Banks Double Data Rate Synchronous RAM
Samsung Semiconductor
General Description
The K4D26323RA is 134,217,728 bits of hyper synchronous data rate Dynamic RAM organized as 4 x1,048,576 words by 32 bits, fabricated with SAMSUNG’s high performance CMOS technology.
Key Features
2.8V + 5% power supply for device operation.
2.8V + 5% power supply for I/O interface.
SSTL_2 compatible inputs/outputs.
4 banks operation.
MRS cycle with address key programs -. Read latency 3,4 (clock) -. Burst length (2, 4, 8 and Full page) -. Burst type (sequential & interleave).
Full page burst length for sequential burst type only.
Start address of the full page burst should be even.
Full PDF Text Transcription for K4D26323RA (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
K4D26323RA. For precise diagrams, and layout, please refer to the original PDF.
* VDD / VDDQ=2.8V * K4D26323RA-GC 128M DDR SDRAM 128Mbit DDR SDRAM 1M x 32Bit x 4 Banks Double Data Rate Synchronous RAM with Bi-directional Data Strobe and DLL (144-Ball...
View more extracted text
Rate Synchronous RAM with Bi-directional Data Strobe and DLL (144-Ball FBGA) Revision 2.0 January 2003 Samsung Electronics reserves the right to change products or specification without notice. - 1 - Rev. 2.0 (Jan. 2003) * VDD / VDDQ=2.8V * K4D26323RA-GC Revision History Revision 2.0 (January 16, 2003) • Changed package ball height from 0.25mm to 0.35mm 128M DDR SDRAM Revision 1.