Datasheet4U Logo Datasheet4U.com

HD74HC78 - Dual J-K Flip-Flops

Description

This flip-flop is edge sensitive to the clock input and change state on the negative transition of the clock pulse.

Each flip-flop has independent J, K, and preset inputs and Q and Q outputs.

Two flip-flops are controlled by a common clear and a common clock.

Features

  • High Speed Operation: tpd (Clock to Q) = 20 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 10 LSTTL Loads.
  • Wide Operating Voltage: VCC = 2 to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25°C).
  • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74HC78FPEL SOP-14 pin (JEITA) PRSP0014DF-B (FP-14DAV) FP HD74HC78RPEL SOP-14 pin (JEDEC) PR.

📥 Download Datasheet

Datasheet Details

Part number HD74HC78
Manufacturer Renesas
File Size 94.35 KB
Description Dual J-K Flip-Flops
Datasheet download datasheet HD74HC78 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74HC78 Dual J-K Flip-Flops (with Preset/ Common Clear and Common Clock) Hitachi Semiconductor
HD74HC73 Dual J-K Flip-Flops (with Clear) Hitachi Semiconductor
HD74HC74 Dual D-type Flip-Flops (with Preset and Clear) Hitachi Semiconductor
HD74HC75 Quad. Bistable Latches Hitachi Semiconductor
HD74HC76 Dual J-K Flip-Flops (with Preset and Clear) Hitachi Semiconductor

Other Datasheets by Renesas

Part Number Description
HD74HC73 Dual J-K Flip-Flops
HD74HC74 Dual D-type Flip-Flops
HD74HC75 Quad. Bistable Latches
HD74HC76 Dual J-K Flip-Flops
HD74HC77 4-bit Bistable Latch

Full PDF Text Transcription

Click to expand full text
HD74HC78 Dual J-K Flip-Flops (with Preset, Common Clear and Common Clock) REJ03D0553-0200 (Previous ADE-205-425) Rev.2.00 Oct 06, 2005 Description This flip-flop is edge sensitive to the clock input and change state on the negative transition of the clock pulse. Each flip-flop has independent J, K, and preset inputs and Q and Q outputs. Two flip-flops are controlled by a common clear and a common clock. Preset and clear are independent of the clock and accomplished by a low logic level on the corresponding input.
Published: |