Datasheet4U Logo Datasheet4U.com

HD74HC78 - Dual J-K Flip-Flops (with Preset/ Common Clear and Common Clock)

Description

This flip-flop is edge sensitive to the clock input and change state on the negative transition of the clock pulse.

Each flip-flop has independent J, K, and preset inputs and Q and Q outputs.

Two flip-flops are controlled by a common clear and a common clock.

Features

  • High Speed Operation: tpd (Clock to Q) = 20 ns typ (CL = 50 pF) High Output Current: Fanout of 10 LSTTL Loads Wide Operating Voltage: VCC = 2 to 6 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25°C) HD74HC78 Function Table Inputs Preset L H L H H H H H H H Note: Clear H L L H H H H H H H L H Clock X X X J X X X L L H H X X X K X X X L H L H X X X Outputs Q H L H.
  • 1 Q L H H.
  • 1 No change L H Tog.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74HC78 Dual J-K Flip-Flops Renesas
HD74HC73 Dual J-K Flip-Flops Renesas
HD74HC74 Dual D-type Flip-Flops Renesas
HD74HC75 Quad. Bistable Latches Renesas
HD74HC76 Dual J-K Flip-Flops Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74HC73 Dual J-K Flip-Flops (with Clear)
HD74HC74 Dual D-type Flip-Flops (with Preset and Clear)
HD74HC75 Quad. Bistable Latches
HD74HC76 Dual J-K Flip-Flops (with Preset and Clear)
HD74HC77 4-bit Bistable Latch

Full PDF Text Transcription

Click to expand full text
HD74HC78 Dual J-K Flip-Flops (with Preset, Common Clear and Common Clock) Description This flip-flop is edge sensitive to the clock input and change state on the negative transition of the clock pulse. Each flip-flop has independent J, K, and preset inputs and Q and Q outputs. Two flip-flops are controlled by a common clear and a common clock. Preset and clear are independent of the clock and accomplished by a low logic level on the corresponding input.
Published: |