Datasheet4U Logo Datasheet4U.com

HD74HC74 - Dual D-type Flip-Flops

Description

The flip-flop has independent data, preset, clear, and clock inputs and Q and Q outputs.

The logic level present at the data input is transferred to the output during the positive going transition to the clock pulse.

Features

  • High Speed Operation: tpd (Clock to Q or Q) = 14 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 10 LSTTL Loads.
  • Wide Operating Voltage: VCC = 2 to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25°C).
  • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74HC74P DILP-14 pin PRDP0014AB-B (DP-14AV) P HD74HC74FPEL SOP-14 pin (JEITA) PRSP0014.

📥 Download Datasheet

Datasheet Details

Part number HD74HC74
Manufacturer Renesas
File Size 131.82 KB
Description Dual D-type Flip-Flops
Datasheet download datasheet HD74HC74 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74HC74 Dual D-type Flip-Flops (with Preset and Clear) Hitachi Semiconductor
HD74HC73 Dual J-K Flip-Flops (with Clear) Hitachi Semiconductor
HD74HC75 Quad. Bistable Latches Hitachi Semiconductor
HD74HC76 Dual J-K Flip-Flops (with Preset and Clear) Hitachi Semiconductor
HD74HC77 4-bit Bistable Latch Hitachi Semiconductor

Other Datasheets by Renesas

Part Number Description
HD74HC73 Dual J-K Flip-Flops
HD74HC75 Quad. Bistable Latches
HD74HC76 Dual J-K Flip-Flops
HD74HC77 4-bit Bistable Latch
HD74HC78 Dual J-K Flip-Flops

Full PDF Text Transcription

Click to expand full text
HD74HC74 Dual D-type Flip-Flops (with Preset and Clear) REJ03D0549-0300 Rev.3.00 Oct 27, 2008 Description The flip-flop has independent data, preset, clear, and clock inputs and Q and Q outputs. The logic level present at the data input is transferred to the output during the positive going transition to the clock pulse. Preset and clear are independent of the clock and accomplished by a low level at the appropriate input.
Published: |