IS43R16800E Datasheet PDF - Integrated Silicon Solution 128Mb DDR SDRAM Specs

IS43R16800E - 128Mb DDR SDRAM

Datasheet Summary

Description

x16 A0-A11 Row Address Input A0-A8 Column Address Input BA0, BA1 Bank Select Address DQ0 DQ15 Data I/O CK, CK System Clock Input CKE Clock Enable CS Chip Select CAS Column Address Strobe Command RAS Row Address Strobe Command WE Write Enable 4 66 VSS 65 DQ15 64 VSSQ 6

Features

DEVICE.

Datasheet Details

Part number	IS43R16800E
Manufacturer	Integrated Silicon Solution
File Size	873.87 KB
Description	128Mb DDR SDRAM
Datasheet	IS43R16800E Datasheet
Additional preview pages of the IS43R16800E datasheet.

📁 Similar Datasheet

IS43R16160B - 256Mb DDR Synchronous DRAM (ISSI)

IS43R16160D - DDR SDRAM (ISSI)

IS43R16320F - 512Mb DDR SDRAM (ISSI)

IS43R16400B - Four internal banks for concurrent operation (ISSI)

IS43R32800D - DDR SDRAM (ISSI)

IS43R83200B - 256Mb DDR Synchronous DRAM (ISSI)

IS43R83200D - DDR SDRAM (ISSI)

IS43R86400F - 512Mb DDR SDRAM (ISSI)

IS431 - (IS431 / IS432) TOTEM POLE OUTPUT TYPE OPIC LIGHT DETECTOR (Sharp Electrionic Components)

Full PDF Text Transcription

Click to expand full text

IS43/46R16800E, IS43/46R32400E 4Mx32, 8Mx16 JANUARY 2014 128Mb DDR SDRAM FEATURES DEVICE OVERVIEW • VDD and VDDQ: 2.5V ± 0.2V (-5,-6) • VDD and VDDQ: 2.5V ± 0.1V (-4) • SSTL_2 compatible I/O • Double-data rate architecture; two data transfers per clock cycle • Bidirectional, data strobe (DQS) is transmitted/ received with data, to be used in capturing data at the receiver • DQS is edge-aligned with data for READs and centre-aligned with data for WRITEs • Differential clock inputs (CK and CK) • DLL aligns DQ and DQS transitions with CK transitions • Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS • Four internal banks for concurrent operation • Data Mask for write data.

Published: Jul 25, 2016 |