Datasheet4U Logo Datasheet4U.com

ICSSSTUB32866B - 25-Bit Configurable Registered Buffer

Description

This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VDD operation.

All clock and data inputs are compatible with the JEDEC standard for SSTL_18.

The control inputs are LVCMOS.

Features

  • 25-bit 1:1 or 14-bit 1:2 configurable registered buffer with parity check functionality.
  • Supports SSTL_18 JEDEC specification on data inputs and outputs.
  • Supports LVCMOS switching levels on CSR and RESET inputs.
  • Low voltage operation VDD = 1.7V to 1.9V.
  • Available in 96 BGA package.
  • Drop-in replacement for ICSSSTUA32864.
  • Green packages available Pin Configuration 1 A B C D E F G H J K L M N P R T 2 3 4 5 6 Functionality Truth Tabl.

📥 Download Datasheet

Datasheet Details

Part number ICSSSTUB32866B
Manufacturer ICS
File Size 569.97 KB
Description 25-Bit Configurable Registered Buffer
Datasheet download datasheet ICSSSTUB32866B Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICSSSTU32866 25-Bit Configurable Registered Buffer Integrated Circuit System
ICSSSTUAF32865A 25-BIT CONFIGURABLE REGISTERED BUFFER IDT
ICSSSTUAF32866B 25-BIT CONFIGURABLE REGISTERED BUFFER IDT
ICSSSTUAF32866C 25-BIT CONFIGURABLE REGISTERED BUFFER IDT
ICSSSTUAF32868A 28-BIT CONFIGURABLE REGISTERED BUFFER IDT

Other Datasheets by ICS

Part Number Description
ICSSSTUB32864A 25-Bit Configurable Registered Buffer
ICSSSTUB32871A 27-Bit Registered Buffer
ICSSSTUB32872A 28-Bit Registered Buffer
ICSSSTUBF32866A 25-Bit Configurable Registered Buffer
ICSSSTU32864 25-Bit Configurable Registered Buffer

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com Integrated Circuit Systems, Inc. ICSSSTUB32866B Advance Information 25-Bit Configurable Registered Buffer for DDR2 Recommended Application: • DDR2 Memory Modules • Provides complete DDR DIMM solution with ICS97ULP877 • Ideal for DDR2 400,533,667 and 800 Product Features: • 25-bit 1:1 or 14-bit 1:2 configurable registered buffer with parity check functionality • Supports SSTL_18 JEDEC specification on data inputs and outputs • Supports LVCMOS switching levels on CSR and RESET inputs • Low voltage operation VDD = 1.7V to 1.
Published: |