Datasheet4U Logo Datasheet4U.com

74F1763 - Intelligent DRAM controller

Description

The Philips Semiconductors Intelligent Dynamic RAM Controller is a 1 MBit, single-port version of the 74F1764 Dual Port Dynamic RAM Controller.

It contains automatic signal timing, address multiplexing and refresh control required for interfacing with dynamic RAMs.

Features

  • DRAM signal timing generator.
  • Automatic refresh circuitry.
  • Selectable row address hold and RAS precharge times.
  • Facilitates page mode accesses.
  • Controls 1 MBit DRAMs.
  • Intelligent burst-mode refresh after page-mode access cycles.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74F174 Hex D-Type Flip-Flop with Master Reset Fairchild Semiconductor
74F174 Hex D Flip-Flop with Master Reset National Semiconductor
74F175 Quad D-Type Flip-Flop Texas Instruments
74F175 Quad D-Type Flip-Flop Fairchild Semiconductor
74F175 Quad D Flip-Flop National Semiconductor

Other Datasheets by NXP Semiconductors

Part Number Description
74F173 Quad D-type flip-flop 3-State
74F174 Hex D flip-flops
74F175A Quad D flip-flop
74F10 Triple 3-input NAND gate
74F109 Positive J-K positive edge-triggered flip-flops

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS 74F1763 Intelligent DRAM controller (IDC) Product specification Supersedes data of 1989 Nov 17 IC15 Data Handbook 1999 Jan 08 Philips Semiconductors Philips Semiconductors Product specification Intelligent DRAM controller (IDC) 74F1763 FEATURES • DRAM signal timing generator • Automatic refresh circuitry • Selectable row address hold and RAS precharge times • Facilitates page mode accesses • Controls 1 MBit DRAMs • Intelligent burst-mode refresh after page-mode access cycles PRODUCT DESCRIPTION The Philips Semiconductors Intelligent Dynamic RAM Controller is a 1 MBit, single-port version of the 74F1764 Dual Port Dynamic RAM Controller. It contains automatic signal timing, address multiplexing and refresh control required for interfacing with dynamic RAMs.
Published: |