Datasheet4U Logo Datasheet4U.com

ICSSSTUF32864A - 25-Bit Configurable Registered Buffer for DDR2

📥 Download Datasheet

Preview of ICSSSTUF32864A PDF
datasheet Preview Page 2 datasheet Preview Page 3

ICSSSTUF32864A Product details

Description

1:2 Register B (C0 = 1, C1 = 1) This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VDD operation.All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS.All outputs are 1.8-V CMOS drivers that have been optimized to drive the DDR-II DIMM load.ICSSSTUF32864A operates from a differential clock (CK and CK#).Data are registered at the crossing of CK going high, and CK# going low.The C0 input controls

Features

📁 ICSSSTUF32864A Similar Datasheet

Other Datasheets by Integrated Circuit Systems
Published: |