ISPCLOCK5300S zero-delay equivalent, in-system programmable zero-delay.
* Four Operating Configurations
*
*
*
* Zero delay buffer Zero delay and non-zero delay buffer Dual non-zero delay buffer Non-zero delay buffer with ou.
*
*
*
* Circuit board common clock distribution PLL-based frequency generation High fan-out clock buffer.
The ispClock5300S is an in-system-programmable zero delay universal fan-out buffer for use in clock distribution applications. The ispClock5312S, the first member of the ispClock5300S family, provides up to 12 single-ended ultra low skew outputs. Each.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 1.28MB)