EDJ2108DEBG sdram equivalent, 2g bits ddr3 sdram.
Download
* Double-data-rate architecture: two data transfers per clock cycle * The high-speed data transfer is realized by the 8 bits prefetch pipelined architecture *.
Image gallery
TAGS
Download