EDJ4204EFBG sdram equivalent, 1024m words x 4 bits 4g bits ddr3l sdram.
* Double-data-rate architecture: two data transfers per clock cycle
* The high-speed data transfer is realized by the 8 bits prefetch pipelined architecture
*.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 392.78KB)