EDJ1108DBSE sdram equivalent, 128m words x 8 bits 1g bits ddr3 sdram.
* Double-data-rate architecture; two data transfers per clock cycle
* The high-speed data transfer is realized by the 8 bits prefetch pipelined architecture
*.
Image gallery
TAGS