CY7C1219F sram equivalent, 1-mbit (32k x 36) pipelined dcd sync sram.
* Registered inputs and outputs for pipelined operation
* Optimal for performance (Double-Cycle deselect) — Depth expansion without wait state
* 32K × 36-bit .
1]
The CY7C1219F SRAM integrates 32,768 x 36 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Inp.
Image gallery
TAGS
Download (Size : 375.20KB)