Datasheet4U Logo Datasheet4U.com

CDCVF111 - 1:9 DIFFERENTIAL LVPECL CLOCK DRIVER

Datasheet Summary

Description

The differential LVPECL clock-driver circuit distributes one pair of differential LVPECL clock inputs (CLKIN, CLKIN) to nine pairs of differential clock (Y, Y) outputs with minimum skew for clock distribution.

It is specifically designed for driving 50-Ω transmission lines.

📥 Download Datasheet

Datasheet preview – CDCVF111

Datasheet Details

Part number CDCVF111
Manufacturer Texas Instruments
File Size 513.72 KB
Description 1:9 DIFFERENTIAL LVPECL CLOCK DRIVER
Datasheet download datasheet CDCVF111 Datasheet
Additional preview pages of the CDCVF111 datasheet.

📁 Similar Datasheet

  • CDC-Z137 - FM / AM CD Player (Aiwa)
  • CDC1607F-E - Automotive Controller Specification (Micronas)
  • CDC1631F-E - Automotive Controller (Micronas)
  • CDC3207G-C - Automotive Controller (Micronas)
  • CDC3207G-C3 - Automotive Controller (Micronas)
  • CDC3257G-C2 - Automotive Controller (Micronas)
  • CDC4D20 - (CDC4D20 / CDC5D23B) POWER INDUCTORS (Sumida Corporation)
  • CDC5D23B - (CDC4D20 / CDC5D23B) POWER INDUCTORS (Sumida Corporation)
  • CDC7630 - Zero Bias Silicon Schottky Barrier Detector Diodes (Skyworks)
  • CDC7631 - Zero Bias Silicon Schottky Barrier Detector Diodes (Skyworks)
Other Datasheets by Texas Instruments
  • CDCVF2310 - 2.5-V to 3.3-V High-Performance Clock Buffer
  • CDCVF2310-EP - 2.5-V TO 3.3-V HIGH-PERFORMANCE CLOCK BUFFER
  • CDCVF2505 - 3.3-V Clock Phase-Lock Loop Clock Driver
  • CDCVF2505-Q1 - 3.3-V CLOCK PHASE-LOCKED LOOP CLOCK DRIVER
  • CDCVF25081 - 3.3-V Phased-Lock Loop Clock Driver
  • CDCVF25084 - 3.3-V 1:8 ZERO DELAY x4 CLOCK MULTIPLIER
  • CDCVF2509 - 3.3-V PHASE-LOCK LOOP CLOCK DRIVER
  • CDCVF2509A - 3.3-V PHASE-LOCK LOOP CLOCK DRIVER

Full PDF Text Transcription

Click to expand full text
CDCVF111 1:9 DIFFERENTIAL LVPECL CLOCK DRIVER SCAS670B – SEPTEMBER 2001 – REVISED JUNE 2002 D Low-Output Skew for Clock-Distribution Applications D Differential Low-Voltage Pseudo-ECL (LVPECL) Compatible Inputs and Outputs D Distributes Differential Clock Inputs to Nine Differential Clock Outputs D Output Reference Voltage (VREF ) Allows Distribution From a Single-Ended Clock Input D Packaged In a 28-Pin Plastic Chip Carrier description The differential LVPECL clock-driver circuit distributes one pair of differential LVPECL clock inputs (CLKIN, CLKIN) to nine pairs of differential clock (Y, Y) outputs with minimum skew for clock distribution. It is specifically designed for driving 50-Ω transmission lines.
Published: |