Datasheet4U Logo Datasheet4U.com

CDCLVP1216 - High-Performance Clock Buffer

Datasheet Summary

Description

The CDCLVP1216 is a highly versatile, low additive jitter buffer that can generate 16 copies of LVPECL clock outputs from one of two selectable LVPECL, LVDS, or LVCMOS inputs for a variety of communication applications.

It has a maximum clock frequency up to 2 GHz.

Features

  • 1 2:16 Differential Buffer.
  • Selectable Clock Inputs Through Control Pin.
  • Universal Inputs Accept LVPECL, LVDS, and LVCMOS/LVTTL.
  • 16 LVPECL Outputs.
  • Maximum Clock Frequency: 2 GHz.
  • Maximum Core Current Consumption: 110 mA.
  • Very Low Additive Jitter:.

📥 Download Datasheet

Datasheet preview – CDCLVP1216

Datasheet Details

Part number CDCLVP1216
Manufacturer Texas Instruments
File Size 2.19 MB
Description High-Performance Clock Buffer
Datasheet download datasheet CDCLVP1216 Datasheet
Additional preview pages of the CDCLVP1216 datasheet.

📁 Similar Datasheet

  • CDCLD080 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDCLD100 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDCLD120 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDCLD200 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDCLD400 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDCLD500 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDC-Z137 - FM / AM CD Player (Aiwa)
  • CDC1607F-E - Automotive Controller Specification (Micronas)
  • CDC1631F-E - Automotive Controller (Micronas)
  • CDC3207G-C - Automotive Controller (Micronas)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community CDCLVP1216 SCAS877F – MAY 2009 – REVISED JANUARY 2016 CDCLVP1216 16-LVPECL Output, High-Performance Clock Buffer 1 Features •1 2:16 Differential Buffer • Selectable Clock Inputs Through Control Pin • Universal Inputs Accept LVPECL, LVDS, and LVCMOS/LVTTL • 16 LVPECL Outputs • Maximum Clock Frequency: 2 GHz • Maximum Core Current Consumption: 110 mA • Very Low Additive Jitter: <100 fs, RMS in 10-kHz to 20-MHz Offset Range: – 57 fs, RMS (Typical) at 122.88 MHz – 48 fs, RMS (Typical) at 156.25 MHz – 30 fs, RMS (Typical) at 312.5 MHz • 2.375-V to 3.
Published: |