CDCLVP1204 Datasheet PDF - Texas Instruments High-Performance Clock Buffer Specs

CDCLVP1204 - High-Performance Clock Buffer

Datasheet Summary

Description

The CDCLVP1204 is a highly versatile, low additive jitter buffer that can generate four copies of LVPECL clock outputs from one of two selectable LVPECL, LVDS, or LVCMOS inputs for a variety of communication applications.

It has a maximum clock frequency up to 2 GHz.

Features

1 2:4 Differential Buffer.
Selectable Clock Inputs Through Control Terminal.
Universal Inputs Accept LVPECL, LVDS, and LVCMOS/LVTTL.
Four LVPECL Outputs.
Maximum Clock Frequency: 2 GHz.
Maximum Core Current Consumption: 45 mA.
Very Low Additive Jitter:.

Datasheet Details

Part number	CDCLVP1204
Manufacturer	Texas Instruments
File Size	1.38 MB
Description	High-Performance Clock Buffer
Datasheet	CDCLVP1204 Datasheet
Additional preview pages of the CDCLVP1204 datasheet.

📁 Similar Datasheet

CDCLD080 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)

CDCLD100 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)

CDCLD120 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)

CDCLD200 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)

CDCLD400 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)

CDCLD500 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)

CDC-Z137 - FM / AM CD Player (Aiwa)

CDC1607F-E - Automotive Controller Specification (Micronas)

CDC1631F-E - Automotive Controller (Micronas)

CDC3207G-C - Automotive Controller (Micronas)

Full PDF Text Transcription

Click to expand full text

Product Folder Sample & Buy Technical Documents Tools & Software Support & Community Reference Design CDCLVP1204 SCAS880F – AUGUST 2009 – REVISED SEPTEMBER 2015 CDCLVP1204 Four LVPECL Output, High-Performance Clock Buffer 1 Features •1 2:4 Differential Buffer • Selectable Clock Inputs Through Control Terminal • Universal Inputs Accept LVPECL, LVDS, and LVCMOS/LVTTL • Four LVPECL Outputs • Maximum Clock Frequency: 2 GHz • Maximum Core Current Consumption: 45 mA • Very Low Additive Jitter: <100 fs, RMS in 10-kHz to 20-MHz Offset Range: – 57 fs, RMS (typical) at 122.88 MHz – 48 fs, RMS (typical) at 156.25 MHz – 30 fs, RMS (typical) at 312.5 MHz • 2.375-V to 3.

Published: Jul 6, 2023 |