Datasheet Details
| Part number | TH58NVG5S0FTA20 |
|---|---|
| Manufacturer | Toshiba |
| File Size | 935.83 KB |
| Description | 32-GBIT (4G x 8 BIT) CMOS NAND E2PROM |
| Datasheet |
|
|
|
|
| Part number | TH58NVG5S0FTA20 |
|---|---|
| Manufacturer | Toshiba |
| File Size | 935.83 KB |
| Description | 32-GBIT (4G x 8 BIT) CMOS NAND E2PROM |
| Datasheet |
|
|
|
|
The TH58NVG5S0F is a single 3.3V 32 Gbit (36,305,895,424 bits) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as (4096 + 232) bytes × 64 pages × 16384 blocks.
The device has two 4328-byte static registers which allow program and read data to be transferred between the register and the memory cell array in 4328-byte increments.
The Erase operation is implemented in a single block unit (256 Kbytes + 14.5 Kbytes: 4328 bytes × 64 pages).
TH58NVG5S0FTA20 TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 32 GBIT (4G × 8 BIT) CMOS NAND.
| Part Number | Description |
|---|---|
| TH58NVG5S0FTAK0 | 32 GBIT (4G x 8 BIT) CMOS NAND E2PROM |
| TH58NVG1S3AFT05 | TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS |
| TH58NVG4S0FTA20 | 16 GBIT (2G x 8 BIT) CMOS NAND E2PROM |
| TH58100FT | TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS |
| TH58100FTI | TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS |
| TH58V128DC | 128 Mbit (16M x 8bit) CMOS NAND E2PROM (16M BYTE SmartMedia) |
| TH58V128FT | 128Mbit (16M x 8bit) CMOS NAND E2PROM |
| TH50VSF2580AASB | SRAM AND FLASH MEMORY MIXED MULTI-CHIP |
| TH50VSF2581AASB | SRAM AND FLASH MEMORY MIXED MULTI-CHIP |
| TH50VSF2582AASB | SRAM AND FLASH MEMORY MIXED MULTI-CHIP |