Datasheet Details
| Part number | TH58NVG1S3AFT05 |
|---|---|
| Manufacturer | Toshiba |
| File Size | 368.77 KB |
| Description | TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS |
| Datasheet |
|
|
|
|
| Part number | TH58NVG1S3AFT05 |
|---|---|
| Manufacturer | Toshiba |
| File Size | 368.77 KB |
| Description | TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS |
| Datasheet |
|
|
|
|
The TH58NVG1S3A is a single 3.3-V 2G-bit (2,214,592,512 bits) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as (2048+64) bytes x 64 pages x 2048 blocks.
The device has a 2112-byte static registers which allow program and read data to be transferred between the register and the memory cell array in 2112-byte increments.
The Erase operation is implemented in a single block unit (128 Kbytes + 4Kbytes: 2112 bytes x 64 pages).
TH58NVG1S3AFT05 TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 2GBIT (256M u 8BITS) CMOS NAND.
| Part Number | Description |
|---|---|
| TH58NVG4S0FTA20 | 16 GBIT (2G x 8 BIT) CMOS NAND E2PROM |
| TH58NVG5S0FTA20 | 32-GBIT (4G x 8 BIT) CMOS NAND E2PROM |
| TH58NVG5S0FTAK0 | 32 GBIT (4G x 8 BIT) CMOS NAND E2PROM |
| TH58100FT | TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS |
| TH58100FTI | TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS |
| TH58V128DC | 128 Mbit (16M x 8bit) CMOS NAND E2PROM (16M BYTE SmartMedia) |
| TH58V128FT | 128Mbit (16M x 8bit) CMOS NAND E2PROM |
| TH50VSF2580AASB | SRAM AND FLASH MEMORY MIXED MULTI-CHIP |
| TH50VSF2581AASB | SRAM AND FLASH MEMORY MIXED MULTI-CHIP |
| TH50VSF2582AASB | SRAM AND FLASH MEMORY MIXED MULTI-CHIP |