Datasheet4U Logo Datasheet4U.com

SI5326 - ANY-RATE PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR

General Description

The Si5326 is a jitter-attenuating precision clock multiplier for applications requiring sub 1 ps jitter performance.

The Si5326 accepts two input clocks ranging from 2 kHz to 710 MHz and generates two output clocks ranging from 2 kHz to 945 MHz and select frequencies to 1.4 GHz.

Key Features

  • Generates any frequency from 2 kHz.
  • Dual clock outputs with selectable to 945 MHz and select frequencies to signal format 1.4 GHz from an input frequency of.
  • Support for ITU G.709 and custom 2 kHz to 710 MHz FEC ratios (255/238, 255/237,.
  • Ultra-low jitter clock outputs with jitter 255/236) generation as low as 0.3 ps rms.
  • LOL, LOS, FOS alarm outputs (50 kHz.
  • 80 MHz).
  • Digitally-controlled output phase.
  • Integrated loop filter with selectable adj.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
Si53204 Low Power Gen 1 to Gen 6 Clock Buffer Skyworks
Si53208 Low Power Gen 1 to Gen 6 Clock Buffer Skyworks
Si53212 Low Power Gen 1 to Gen 6 Clock Buffer Skyworks
Si5322 PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER Silicon Labs
Si530 CRYSTAL OSCILLATOR Skyworks

Other Datasheets by Silicon Laboratories

Part Number Description
SI532 DUAL FREQUENCY CRYSTAL OSCILLATOR
SI5320 SONET/SDH PRECISION CLOCK MULTIPLIER IC
Si53204 Low Power Gen 1/2/3/4/5 Clock Buffer
Si53208 Low Power Gen 1/2/3/4/5 Clock Buffer
Si5321 SONET/SDH PRECISION CLOCK MULTIPLIER IC

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Si5326 ANY-FREQUENCY PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR Features  Generates any frequency from 2 kHz  Dual clock outputs with selectable to 945 MHz and select frequencies to signal format 1.4 GHz from an input frequency of  Support for ITU G.709 and custom 2 kHz to 710 MHz FEC ratios (255/238, 255/237,  Ultra-low jitter clock outputs with jitter 255/236) generation as low as 0.3 ps rms  LOL, LOS, FOS alarm outputs (50 kHz–80 MHz)  Digitally-controlled output phase  Integrated loop filter with selectable adjustment loop bandwidth (60 Hz to 8.4 kHz)  I2C or SPI programmable  Meets OC-192 GR-253-CORE jitter  On-chip voltage regulator for specifications 1.8 ±5%, 2.5 ±10%, or 3.