Datasheet4U Logo Datasheet4U.com

HD74HC597 - 8-bit Latch / Shift Register

Description

The HD74HC597 consists of an 8-bit storage latch feeding a parallel-in, serial-out 8-bit shift register.

Both the storage register and shift register have positive-edge triggered clocks.

The shift register also has direct load (from storage) and clear inputs.

Features

  • High Speed Operation: tpd (SCK to QH’) = 14 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 10 LSTTL Loads.
  • Wide Operating Voltage: VCC = 2 to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C).
  • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74HC597P DILP-16 pin PRDP0016AE-B (DP-16FV) P HD74HC597FPEL SOP-16 pin (JEITA) PRSP0016D.

📥 Download Datasheet

Datasheet Details

Part number HD74HC597
Manufacturer Renesas
File Size 268.73 KB
Description 8-bit Latch / Shift Register
Datasheet download datasheet HD74HC597 Datasheet

📁 Similar Datasheet

  • HD74HC597 - 8-bit Latch/Shift Register (Hitachi Semiconductor)
  • HD74HC590 - 8-bit Binary Counter/Register (Hitachi Semiconductor)
  • HD74HC592 - 8-bit Register/Binary Counter (Hitachi Semiconductor)
  • HD74HC595 - 8-bit Shift Register/Latch (Hitachi Semiconductor)
  • HD74HC51 - AND-OR-INVERT Gate (Hitachi Semiconductor)
  • HD74HC533 - Octal D-type Transparent Latches (Hitachi Semiconductor)
  • HD74HC534 - Octal D-type Flip-Flop (Hitachi Semiconductor)
  • HD74HC540 - Octal Buffers/Line Drivers (Hitachi Semiconductor)
  • HD74HC541 - Octal Buffers/Line Drivers (Hitachi Semiconductor)
  • HD74HC563 - Octal Transparent Latches (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74HC597 8-bit Latch / Shift Register REJ03D0635-0200 (Previous ADE-205-515) Rev.2.00 Mar 30, 2006 Description The HD74HC597 consists of an 8-bit storage latch feeding a parallel-in, serial-out 8-bit shift register. Both the storage register and shift register have positive-edge triggered clocks. The shift register also has direct load (from storage) and clear inputs.
Published: |