Datasheet4U Logo Datasheet4U.com

HD74HC590 - 8-bit Binary Counter/Register

Description

This device each contains an 8-bit binary counter that feeds an 8-bit storage register.

The storage register has parallel outputs.

Separate clocks are provided for both the binary counter and storage register.

Features

  • a direct clear input CCLR and a count enable input CCKEN. For cascading a ripple carry output RCO is provided. Expansion is easily accomplished by tying RCO of the first stage to CCKEN of the second stage, etc. Both the counter and register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the counter state will always be one count ahead of the register, Internal circuitry prevents clocking from the clock enable. Features.
  • High Speed Operation: tp.

📥 Download Datasheet

Datasheet Details

Part number HD74HC590
Manufacturer Renesas
File Size 114.23 KB
Description 8-bit Binary Counter/Register
Datasheet download datasheet HD74HC590 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74HC590 8-bit Binary Counter/Register Hitachi Semiconductor
HD74HC592 8-bit Register/Binary Counter Hitachi Semiconductor
HD74HC595 8-bit Shift Register/Latch Hitachi Semiconductor
HD74HC597 8-bit Latch/Shift Register Hitachi Semiconductor
HD74HC51 AND-OR-INVERT Gate Hitachi Semiconductor

Other Datasheets by Renesas

Part Number Description
HD74HC592 8-bit Register/Binary Counter
HD74HC595 8-bit Shift Register/Latch
HD74HC597 8-bit Latch / Shift Register
HD74HC51 AND-OR-INVERT Gate
HD74HC533 Octal D-type Transparent Latches

Full PDF Text Transcription

Click to expand full text
HD74HC590 8-bit Binary Counter/Register (with 3-state outputs) REJ03D0632-0200 (Previous ADE-205-512) Rev.2.00 Mar 30, 2006 Description This device each contains an 8-bit binary counter that feeds an 8-bit storage register. The storage register has parallel outputs. Separate clocks are provided for both the binary counter and storage register. The binary counter features a direct clear input CCLR and a count enable input CCKEN. For cascading a ripple carry output RCO is provided. Expansion is easily accomplished by tying RCO of the first stage to CCKEN of the second stage, etc. Both the counter and register clocks are positive-edge triggered.
Published: |