Datasheet4U Logo Datasheet4U.com

HD74HC595 - 8-bit Shift Register/Latch

Description

This device each contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register.

The storage register has parallel 3-state outputs.

Separate clocks are provided for both the shift register and the storage register.

Features

  • High Speed Operation: tpd (RCK to Q) = 17 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 15 LSTTL Loads (QA to QH outputs).
  • Wide Operating Voltage: VCC = 2 to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C).
  • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74HC595P DILP-16 pin PRDP0016AE-B (DP-16FV) P HD74HC595FPEL SOP-16 pin (J.

📥 Download Datasheet

Datasheet Details

Part number HD74HC595
Manufacturer Renesas
File Size 105.58 KB
Description 8-bit Shift Register/Latch
Datasheet download datasheet HD74HC595 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74HC595 8-bit Shift Register/Latch Hitachi Semiconductor
HD74HC590 8-bit Binary Counter/Register Hitachi Semiconductor
HD74HC592 8-bit Register/Binary Counter Hitachi Semiconductor
HD74HC597 8-bit Latch/Shift Register Hitachi Semiconductor
HD74HC51 AND-OR-INVERT Gate Hitachi Semiconductor

Other Datasheets by Renesas

Part Number Description
HD74HC590 8-bit Binary Counter/Register
HD74HC592 8-bit Register/Binary Counter
HD74HC597 8-bit Latch / Shift Register
HD74HC51 AND-OR-INVERT Gate
HD74HC533 Octal D-type Transparent Latches

Full PDF Text Transcription

Click to expand full text
HD74HC595 8-bit Shift Register/Latch (with 3-state outputs) REJ03D0634-0200 (Previous ADE-205-514) Rev.2.00 Mar 30, 2006 Description This device each contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct-overriding clear, serial input, and serial output pins for cascading. Both the shift register and storage register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the shift register state will always be one clock pulse ahead of the storage register.
Published: |