Datasheet4U Logo Datasheet4U.com

NB3L208K - 2.5V / 3.3V Differential 1:8 HCSL Fanout Buffer

Description

The NB3L208K is a differential 1:8 Clock fanout buffer with High

speed Current Steering Logic (HCSL) outputs.

Inputs can directly accept differential LVPECL, LVDS, and HCSL signals.

ended LVPECL, HCSL, LVCMOS, or LVTTL levels are accepted with a proper external Vth reference s

Features

  • Maximum Input Clock Frequency > 350 MHz.
  • 2.5 V ±5% / 3.3 V ±10% Supply Voltage Operation.
  • 8 HCSL Outputs.
  • DB800H Compliant.
  • Individual OE Control Pin for Each Bank of 2 Outputs.
  • 100 ps Max Output.
  • to.
  • Output Skew Performance.
  • 1 ns Typical Propagation Delay.
  • 500 ps Typical Rise and Fall Times.
  • 80 fs Maximum Additive Phase Jitter RMS.
  • 40°C to +85°C Ambient Operating Temperature.

📥 Download Datasheet

Datasheet preview – NB3L208K

Datasheet Details

Part number NB3L208K
Manufacturer Onsemi
File Size 125.94 KB
Description 2.5V / 3.3V Differential 1:8 HCSL Fanout Buffer
Datasheet download datasheet NB3L208K Datasheet
Additional preview pages of the NB3L208K datasheet.
Other Datasheets by ON Semiconductor

Full PDF Text Transcription

Click to expand full text
NB3L208K 2.5V, 3.3V Differential 1:8 HCSL Fanout Buffer Description The NB3L208K is a differential 1:8 Clock fanout buffer with High−speed Current Steering Logic (HCSL) outputs. Inputs can directly accept differential LVPECL, LVDS, and HCSL signals. Single−ended LVPECL, HCSL, LVCMOS, or LVTTL levels are accepted with a proper external Vth reference supply per Figures 4 and 6. The input signal will be translated to HCSL and provides eight identical copies operating up to 350 MHz. The NB3L208K is optimized for ultra−low phase noise, propagation delay variation and low output–to–output skew, and is DB800H compliant.
Published: |