Datasheet4U Logo Datasheet4U.com

NB3L202K - Differential 1:2 HCSL Fanout Buffer

Description

The NB3L202K is a differential 1:2 Clock fanout buffer with High

speed Current Steering Logic (HCSL) outputs.

Inputs can directly accept differential LVPECL, LVDS, and HCSL signals.

ended LVPECL, HCSL, LVCMOS, or LVTTL levels are accepted with a proper external Vth reference s

📥 Download Datasheet

Datasheet preview – NB3L202K

Datasheet Details

Part number NB3L202K
Manufacturer Onsemi
File Size 144.75 KB
Description Differential 1:2 HCSL Fanout Buffer
Datasheet download datasheet NB3L202K Datasheet
Additional preview pages of the NB3L202K datasheet.

📁 Similar Datasheet

  • NB3002-VA10A - High speed thermal printhead (300 dots / inch) (Rohm)
  • NB311 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB312 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB313 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB321 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB322 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB323 - 1.5Amp Complementary Power Drivers (National Semiconductor)
Other Datasheets by ON Semiconductor
  • NB3L204K - Differential 1:4 HCSL Fanout Buffer
  • NB3L208K - 2.5V / 3.3V Differential 1:8 HCSL Fanout Buffer
  • NB3L02 - High Precision 1:2 Clock Fanout Buffer
  • NB3L03 - High Precision 1:3 Clock Fanout Buffer
  • NB3L553 - 2.5V / 3.3V / 5.0V 1:4 Clock Fanout Buffer
  • NB3L83948C - 2.5V / 3.3V Differential and LVTTL/LVCMOS 2:1 MUX to 1:12 LVCMOS
  • NB3L8504S - 2.5V / 3.3V 1:4 Differential Input to LVDS Fanout Buffer / Translator
  • NB3L853141 - 2.5V/3.3V 1:5 LVPECL Fanout Buffer

Full PDF Text Transcription

Click to expand full text
NB3L202K 2.5 V, 3.3 V Differential 1:2 HCSL Fanout Buffer Description The NB3L202K is a differential 1:2 Clock fanout buffer with High−speed Current Steering Logic (HCSL) outputs. Inputs can directly accept differential LVPECL, LVDS, and HCSL signals. Single−ended LVPECL, HCSL, LVCMOS, or LVTTL levels are accepted with a proper external Vth reference supply per Figures 4 and 6. The input signal will be translated to HCSL and provides two identical copies operating up to 350 MHz. The NB3L202K is optimized for ultra−low phase noise, propagation delay variation and low output–to–output skew, and is DB200H compliant.
Published: |