Datasheet4U Logo Datasheet4U.com

NB3L853141 - 2.5V/3.3V 1:5 LVPECL Fanout Buffer

Description

designed explicitly for low output skew applications.

Features

  • a multiplexed input which can be driven by either a differential or single.
  • ended input to allow for the distribution of a lower speed clock along with the high speed system clock. The SEL pin will select the differential clock inputs, CLK0 & CLK0, when LOW (or left open and pulled LOW by the internal pull.
  • down resistor). When SEL is HIGH, the single.
  • ended CLK1 input is selected. The common enable (EN) is synchronous so that the outputs will only be enabled/disabled when t.

📥 Download Datasheet

Datasheet preview – NB3L853141

Datasheet Details

Part number NB3L853141
Manufacturer Onsemi
File Size 108.23 KB
Description 2.5V/3.3V 1:5 LVPECL Fanout Buffer
Datasheet download datasheet NB3L853141 Datasheet
Additional preview pages of the NB3L853141 datasheet.
Other Datasheets by ON Semiconductor

Full PDF Text Transcription

Click to expand full text
NB3L853141 2.5V/3.3V 1:5 LVPECL Fanout Buffer Description The NB3L853141 is a low skew 1:5 LVPECL Clock fanout buffer designed explicitly for low output skew applications. The NB3L853141 features a multiplexed input which can be driven by either a differential or single−ended input to allow for the distribution of a lower speed clock along with the high speed system clock. The SEL pin will select the differential clock inputs, CLK0 & CLK0, when LOW (or left open and pulled LOW by the internal pull−down resistor). When SEL is HIGH, the single−ended CLK1 input is selected. The common enable (EN) is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state.
Published: |