Datasheet4U Logo Datasheet4U.com

SY10EL35 - JK FLIP-FLOP

This page provides the datasheet information for the SY10EL35, a member of the SY100EL35 JK FLIP-FLOP family.

Description

The SY10/100EL35 are high-speed JK Flip-Flops.

The J/K data enters the master portion of the flip-flop when the clock is LOW and is transferred to the slave and, thus, the outputs, upon a positive transition of the clock.

The reset pin is asynchronous and is activated with a logic HIGH.

Features

  • s 525ps propagation delay s 2.2GHz toggle frequency s High bandwidth output transistions s Internal 75KΩ input pull-down resistors s Available in 8-pin SOIC package.

📥 Download Datasheet

Datasheet preview – SY10EL35

Datasheet Details

Part number SY10EL35
Manufacturer Micrel Semiconductor
File Size 73.39 KB
Description JK FLIP-FLOP
Datasheet download datasheet SY10EL35 Datasheet
Additional preview pages of the SY10EL35 datasheet.

📁 Similar Datasheet

  • SY10ELT23 - DUAL DIFFERENTIAL PECL-to-TTL TRANSLATOR (Synergy)
  • SY10 - SYNCHRONOUS EQUIPMENT STRATUM 3/3E CLOCK UNIT (Raltron Electronics)
  • SY100 - 3 Port Solenoid Valve Rubber Seal (SMC)
  • SY100EL11V - 5V/3.3V ECL 1:2 Differential Fanout Buffe (Microchip)
  • SY100EL16S - 5V VARIABLE OUTPUT SWING DIFFERENTIAL RECEIVER (Synergy)
  • SY100EL16V - 5V/3.3V ECL Differential Receiver (Microchip)
  • SY100EL16VS - 3.3V/5V Variable Output Swing Differential Receiver (Microchip)
  • SY100EL29V - 5V/3.3V Dual Differential Data and Clock D Flip-Flop (Microchip)
  • SY100EL33L - 3.3V ECL/4 Divider (Microchip)
  • SY100EL52 - 5V ECL Differential Data and Clock D Flip-Flop (Microchip)
Other Datasheets by Micrel Semiconductor

Full PDF Text Transcription

Click to expand full text
Micrel, Inc. NOT RECOMMENDED FOR NEW DESIGNS JK FLIP-FLOP SY10EL35 SY1S0YE10L03E5L35 SY100EL35 FEATURES s 525ps propagation delay s 2.2GHz toggle frequency s High bandwidth output transistions s Internal 75KΩ input pull-down resistors s Available in 8-pin SOIC package DESCRIPTION The SY10/100EL35 are high-speed JK Flip-Flops. The J/K data enters the master portion of the flip-flop when the clock is LOW and is transferred to the slave and, thus, the outputs, upon a positive transition of the clock. The reset pin is asynchronous and is activated with a logic HIGH. TRUTH TABLE(1) JK LL LH HL HH XX NOTE: 1. Z = LOW-to-HIGH transition. R L L L L H CLK Z Z Z Z X Qn+1 Qn L H Qn L M9999-121205 hbwhelp@micrel.com or (408) 955-1690 11 Rev.
Published: |