Datasheet4U Logo Datasheet4U.com

SY10EL34L - CLOCK GENERATION CHIP

This page provides the datasheet information for the SY10EL34L, a member of the SY100EL34L CLOCK GENERATION CHIP family.

Description

The SY10/100EL34/L are low-skew ÷2, ÷4, ÷8 clock generation chips designed explicitly for low-skew clock generation applications.

The internal dividers are synchronous to each other; therefore, the common output edges are all precisely aligned.

Features

  • Precision Edge®.
  • 3.3V and 5V power supply options.
  • 50ps output-to-output skew.
  • Synchronous enable/disable.
  • Master Reset for synchronization.
  • Internal 75KΩ input pull-down resistors.
  • Available in 16-pin SOIC package Pin.

📥 Download Datasheet

Datasheet preview – SY10EL34L

Datasheet Details

Part number SY10EL34L
Manufacturer Micrel Semiconductor
File Size 193.99 KB
Description CLOCK GENERATION CHIP
Datasheet download datasheet SY10EL34L Datasheet
Additional preview pages of the SY10EL34L datasheet.

📁 Similar Datasheet

  • SY10ELT23 - DUAL DIFFERENTIAL PECL-to-TTL TRANSLATOR (Synergy)
  • SY10 - SYNCHRONOUS EQUIPMENT STRATUM 3/3E CLOCK UNIT (Raltron Electronics)
  • SY100 - 3 Port Solenoid Valve Rubber Seal (SMC)
  • SY100EL11V - 5V/3.3V ECL 1:2 Differential Fanout Buffe (Microchip)
  • SY100EL16S - 5V VARIABLE OUTPUT SWING DIFFERENTIAL RECEIVER (Synergy)
  • SY100EL16V - 5V/3.3V ECL Differential Receiver (Microchip)
  • SY100EL16VS - 3.3V/5V Variable Output Swing Differential Receiver (Microchip)
  • SY100EL29V - 5V/3.3V Dual Differential Data and Clock D Flip-Flop (Microchip)
  • SY100EL33L - 3.3V ECL/4 Divider (Microchip)
  • SY100EL52 - 5V ECL Differential Data and Clock D Flip-Flop (Microchip)
Other Datasheets by Micrel Semiconductor

Full PDF Text Transcription

Click to expand full text
NOT RECOMMENDED FOR NEW DESIGNS SY10EL34/L SY100EL34/L 5V/3.3V ÷2, ÷4, ÷8 Clock Generation Chip Precision Edge® General Description The SY10/100EL34/L are low-skew ÷2, ÷4, ÷8 clock generation chips designed explicitly for low-skew clock generation applications. The internal dividers are synchronous to each other; therefore, the common output edges are all precisely aligned. The devices can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal. In addition, by using the VBB output, a sinusoidal source can be ACcoupled into the device. If a single-ended input is to be used, the VBB output should be connected to the CLK input and bypassed to ground via a 0.01µF capacitor.
Published: |