Datasheet4U Logo Datasheet4U.com

IDT23S09E - 3.3V ZERO DELAY CLOCK BUFFER

Datasheet Summary

Description

IDT23S09E Phase-Lock Loop Clock Distribution 10MHz to 200MHz operating frequency Distributes one clock input to one bank of five and one bank of four outputs Separate output enable for each output bank Output Skew < 250ps Low jitter

📥 Download Datasheet

Datasheet preview – IDT23S09E

Datasheet Details

Part number IDT23S09E
Manufacturer Integrated Device Technology
File Size 83.64 KB
Description 3.3V ZERO DELAY CLOCK BUFFER
Datasheet download datasheet IDT23S09E Datasheet
Additional preview pages of the IDT23S09E datasheet.

📁 Similar Datasheet

  • IDT23S09E - 3.3V ZERO DELAY CLOCK BUFFER (Renesas)
  • IDT23S09 - IDT23S09 3.3V ZERO DELAY CLOCK BUFFER (Integrated Device)
  • IDT23S09 - 3.3V ZERO DELAY CLOCK BUFFER (Renesas)
  • IDT23S05 - 3.3V ZERO DELAY CLOCK BUFFER (Integrated Device)
  • IDT23S05 - 3.3V ZERO DELAY CLOCK BUFFER (Renesas)
  • IDT23S05E - 3.3V ZERO DELAY CLOCK BUFFER (Integrated Device)
  • IDT23S05E - 3.3V ZERO DELAY CLOCK BUFFER (Renesas)
  • IDT23S05T - 2.5V ZERO DELAY CLOCK BUFFER (Renesas)
  • IDT23S08 - 2.5V ZERO DELAY CLOCK MULTIPLIER (IDT)
  • IDT23S08 - 3.3V ZERO DELAY CLOCK MULTIPLIER (Renesas)
Other Datasheets by Integrated Device Technology
  • IDT2308A - 3.3V ZERO DELAY CLOCK MULTIPLIER
  • IDT2309NZ - NINE OUTPUT 3.3V CLOCK BUFFER
  • IDT39C60 - 16-Bit CMOS Error Detection and Correction Unit
  • IDT39C60-1 - 16-Bit CMOS Error Detection and Correction Unit
  • IDT39C60A - 16-Bit CMOS Error Detection and Correction Unit
  • IDT39C60B - 16-Bit CMOS Error Detection and Correction Unit
  • IDT52ALVCH16823 - 3.3V CMOS 18-BIT BUS-INTERFACE FLIPFLOP
  • IDT52LVC162374A - 3.3V CMOS 16-BIT EDGE TRIGGERED D-TYPE FLIP-FLOP

Full PDF Text Transcription

Click to expand full text
IDT23S09E 3.3V ZERO DELAY CLOCK BUFFER COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES www.DataSheet4U.com 3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE FEATURES: DESCRIPTION: IDT23S09E • Phase-Lock Loop Clock Distribution • 10MHz to 200MHz operating frequency • Distributes one clock input to one bank of five and one bank of four outputs • Separate output enable for each output bank • Output Skew < 250ps • Low jitter <200 ps cycle-to-cycle • IDT23S09E-1 for Standard Drive • IDT23S09E-1H for High Drive • No external RC network required • Operates at 3.3V VDD • Spread spectrum compatible • Available in SOIC and TSSOP packages The IDT23S09E is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications.
Published: |