Datasheet4U Logo Datasheet4U.com

IDT2308A - 3.3V ZERO DELAY CLOCK MULTIPLIER

Datasheet Summary

Description

The IDT2308A is a high-speed phase-lock loop (PLL) clock multiplier.

It is designed to address high-speed clock distribution and multiplication applications.

The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz.

Features

  • IDT2308A.
  • Phase-Lock Loop Clock Distribution for.

📥 Download Datasheet

Datasheet preview – IDT2308A

Datasheet Details

Part number IDT2308A
Manufacturer Integrated Device Technology
File Size 218.59 KB
Description 3.3V ZERO DELAY CLOCK MULTIPLIER
Datasheet download datasheet IDT2308A Datasheet
Additional preview pages of the IDT2308A datasheet.

📁 Similar Datasheet

  • IDT2308A - 3.3V ZERO DELAY CLOCK BUFFER (Renesas)
  • IDT2308 - 3.3V ZERO DELAY CLOCK BUFFER (Renesas)
  • IDT2308 - 3.3V ZERO DELAY CLOCK MULTIPLIER (Integrated Device)
  • IDT2308B - 3.3V ZERO DELAY CLOCK BUFFER (Renesas)
  • IDT2308B - 3.3V ZERO DELAY CLOCK MULTIPLIER (IDT)
  • IDT2305 - 3.3V ZERO DELAY CLOCK BUFFER (Renesas)
  • IDT2305 - 3.3V ZERO DELAY CLOCK BUFFER (IDT)
  • IDT2305A - 3.3V ZERO DELAY CLOCK BUFFER (Renesas)
  • IDT2305A - 3.3V ZERO DELAY CLOCK BUFFER (IDT)
  • IDT2305B - 3.3V ZERO DELAY CLOCK BUFFER (Renesas)
Other Datasheets by Integrated Device Technology
  • IDT2309NZ - NINE OUTPUT 3.3V CLOCK BUFFER
  • IDT23S09E - 3.3V ZERO DELAY CLOCK BUFFER
  • IDT39C60 - 16-Bit CMOS Error Detection and Correction Unit
  • IDT39C60-1 - 16-Bit CMOS Error Detection and Correction Unit
  • IDT39C60A - 16-Bit CMOS Error Detection and Correction Unit
  • IDT39C60B - 16-Bit CMOS Error Detection and Correction Unit
  • IDT52ALVCH16823 - 3.3V CMOS 18-BIT BUS-INTERFACE FLIPFLOP
  • IDT52LVC162374A - 3.3V CMOS 16-BIT EDGE TRIGGERED D-TYPE FLIP-FLOP

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com IDT2308A 3.3V ZERO DELAY CLOCK MULTIPLIER COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES 3.3V ZERO DELAY CLOCK MULTIPLIER FEATURES: IDT2308A • Phase-Lock Loop Clock Distribution for Applications ranging from 10MHz to 133MHz operating frequency • Distributes one clock input to two banks of four outputs • Separate output enable for each output bank • External feedback (FBK) pin is used to synchronize the outputs to the clock input • Output Skew <200 ps • Low jitter <200 ps cycle-to-cycle • 1x, 2x, 4x output options (see table): – IDT2308A-1 1x – IDT2308A-2 1x, 2x – IDT2308A-3 2x, 4x – IDT2308A-4 2x – IDT2308A-1H and -2H for High Drive • No external RC network required • Operates at 3.
Published: |