Datasheet4U Logo Datasheet4U.com

IS42S32800G - 256Mb SYNCHRONOUS DRAM

Datasheet Summary

Description

A0-A11 Row Address Input A0-A8 Column Address Input BA0, BA1 Bank Select Address DQ0 to DQ31 Data I/O CLK System Clock Input CKE Clock Enable CS Chip Select RAS Row Address Strobe Command CAS Column Address Strobe Command WE DQM0-DQM3 Vdd Vss Vddq V

Features

  • Clock frequency: 200, 166, 143 MHz.
  • Fully synchronous; all signals referenced to a positive clock edge.
  • Internal bank for hiding row access/precharge.
  • Single Power supply: 3.3V + 0.3V.
  • LVTTL interface.
  • Programmable burst length.
  • (1, 2, 4, 8, full page).
  • Programmable burst sequence: Sequential/Interleave.
  • Auto Refresh (CBR).
  • Self Refresh.
  • 4096 refresh cycles every 16ms (A2 grade) or 64 ms.

📥 Download Datasheet

Datasheet preview – IS42S32800G

Datasheet Details

Part number IS42S32800G
Manufacturer ISSI
File Size 731.99 KB
Description 256Mb SYNCHRONOUS DRAM
Datasheet download datasheet IS42S32800G Datasheet
Additional preview pages of the IS42S32800G datasheet.
Other Datasheets by ISSI

Full PDF Text Transcription

Click to expand full text
IS42S32800G IS45S32800G 8M x 32 256Mb SYNCHRONOUS DRAM AUGUST 2012 FEATURES • Clock frequency: 200, 166, 143 MHz • Fully synchronous; all signals referenced to a positive clock edge • Internal bank for hiding row access/precharge • Single Power supply: 3.3V + 0.
Published: |