Datasheet4U Logo Datasheet4U.com

ICSSSTVA16859C - DDR 13-Bit to 26-Bit Registered Buffer

Features

  • Differential clock signals.
  • Meets SSTL_2 signal data.
  • Supports SSTL_2 class I specifications on outputs.
  • Low-voltage operation - VDD = 2.3V to 2.7V.
  • Available in 64 pin TSSOP and 56 pin MLF packages.
  • Exceeds ICSSSTVN16859 performance Truth Table1 RESET# L H H H Notes: Inputs CLK CLK# X or X or Floating Floating ↑↓ ↑↓ L or H L or H Q Outputs DQ X or Floating L HH LL X Q0(2) 1. H = "High" Signal Level L = "Low" Signal Level ↑.

📥 Download Datasheet

Datasheet Details

Part number ICSSSTVA16859C
Manufacturer IDT
File Size 110.73 KB
Description DDR 13-Bit to 26-Bit Registered Buffer
Datasheet download datasheet ICSSSTVA16859C Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICSSSTVA16859C DDR 13-Bit to 26-Bit Registered Buffer Renesas
ICSSSTVA16859B DDR 13-Bit to 26-Bit Registered Buffer Integrated Circuit Systems
ICSSSTVA16857 DDR 14-Bit Registered Buffer Integrated Circuit Systems
ICSSSTV16857 DDR 14-Bit Registered Buffer Integrated Circuit Systems
ICSSSTV16859 DDR 13-Bit to 26-Bit Registered Buffer Integrated Circuit Systems

Other Datasheets by IDT

Part Number Description
ICSSSTUAF32865A 25-BIT CONFIGURABLE REGISTERED BUFFER
ICSSSTUAF32866B 25-BIT CONFIGURABLE REGISTERED BUFFER
ICSSSTUAF32866C 25-BIT CONFIGURABLE REGISTERED BUFFER
ICSSSTUAF32868A 28-BIT CONFIGURABLE REGISTERED BUFFER
ICSSSTUAF32868B 28-BIT CONFIGURABLE REGISTERED BUFFER

Full PDF Text Transcription

Click to expand full text
ICSSSTVA16859C DDR 13-Bit to 26-Bit Registered Buffer Recommended Applications: • DDR Memory Modules: - DDRI (PC1600, PC2100) - DDR333 (PC2700) - DDRI-400 (PC3200) • Provides complete DDR DIMM solution with ICS93V857 or ICS95V857 • SSTL_2 compatible data registers Product Features: • Differential clock signals • Meets SSTL_2 signal data • Supports SSTL_2 class I specifications on outputs • Low-voltage operation - VDD = 2.3V to 2.7V • Available in 64 pin TSSOP and 56 pin MLF packages • Exceeds ICSSSTVN16859 performance Truth Table1 RESET# L H H H Notes: Inputs CLK CLK# X or X or Floating Floating ↑↓ ↑↓ L or H L or H Q Outputs DQ X or Floating L HH LL X Q0(2) 1.
Published: |