Datasheet4U Logo Datasheet4U.com

HD74ALVCH16543 - 16-bit Registered Transceivers with 3-state Outputs

Description

The HD74ALVCH16543 can be used as two 8-bit transceivers or one 16-bit transceiver.

Separate latch enable (LEAB or LEBA ) and output enable (OEAB or OEBA ) inputs are provided for each register to permit independent control in either direction of data flow.

Features

  • VCC = 2.3 V to 3.6 V.
  • Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C).
  • Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C).
  • High output current ±24 mA (@V CC = 3.0 V).
  • Bus hold on data inputs eliminates the need for external pullup / pulldown resistors HD74ALVCH16543 Function Table.
  • 1 Inputs CEAB H X L L L LEAB X X H L L OEAB X H L L L A X X X L H Z Z B0 L H.
  • 2 Output B H : High level L : Low level X : Immaterial Z : High.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74ALVCH16501 18-bit Universal Bus Transceivers Renesas
HD74ALVCH162244 16-bit Buffers / Drivers Renesas
HD74ALVCH162270 12-bit to 24-bit Registered Bus Exchanger Renesas
HD74ALVCH16244 16-bit Buffers / Drivers Renesas
HD74ALVCH16245 6-bit Bus Transceivers Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74ALVCH16500 18-bit Universal Bus Transceivers with 3-state Outputs
HD74ALVCH16501 18-bit Universal Bus Transceivers with 3-state Outputs
HD74ALVCH162244 16-bit Buffers / Drivers with 3-state Outputs
HD74ALVCH162260 12-bit to 24-bit Multiplexed D-type Latches with 3-state Outputs
HD74ALVCH162270 12-bit to 24-bit Registered Bus Exchanger with 3-state Outputs

Full PDF Text Transcription

Click to expand full text
HD74ALVCH16543 16-bit Registered Transceivers with 3-state Outputs ADE-205-169A (Z) 2nd. Edition December 1999 Description The HD74ALVCH16543 can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch enable (LEAB or LEBA ) and output enable (OEAB or OEBA ) inputs are provided for each register to permit independent control in either direction of data flow. The A to B enable (CEAB) input must be low in order to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A to B latches are transparent; a subsequent low to high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches.
Published: |